



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
 28.07.1999 Bulletin 1999/30

(51) Int. Cl.⁶: H03D 7/16, H04L 27/38,
 H05K 9/00

(21) Application number: 99300451.4

(22) Date of filing: 21.01.1999

(84) Designated Contracting States:
 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE
 Designated Extension States:
 AL LT LV MK RO SI

(30) Priority: 23.01.1998 JP 1109498

(71) Applicant:
 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
 Kadoma-shi, Osaka 571 (JP)

(72) Inventors:
 • Sumi, Shigeharu
 Yamagata-gun, Gifu, 501-2113 (JP)
 • Adachi, Kenji
 Nagoya-shi, Aichi, 464-0850 (JP)

(74) Representative:
 Crawford, Andrew Birkby et al
 A.A. THORNTON & CO.
 Northumberland House
 303-306 High Holborn
 London WC1V 7LE (GB)

(54) Tuning demodulator for digitally modulated RF signals

(57) In a tuning demodulator for digitally modulated RF signals for passing a radio frequency (RF) signal modulated by a digital signal through an input terminal and an RF circuit, and selecting a station and detecting simultaneously by an I/Q detection circuit and an oscillation circuit for detection composed of PLL synthesizer for generating an unmodulated RF wave having a frequency nearly equal to a nominal frequency of a desired receiving wave, a first invention is characterized by disposing signal separating means between the oscillation circuit for detection and the RF circuit for solving the problem of leak of this oscillation RF wave from input terminal to impede other device. To realize this, it presents original methods including reinforcement of signal separating action of the I/Q detection circuit itself by extending the physical distance between the oscillation circuit for detection and RF circuit, physical arrangement sequence of circuits for composing this apparatus, separation of power source terminals for these two circuits, physical configuration of metallic partition board, separate layer disposition on a multilayer printed circuit board, face and back disposition on single-layer printed circuit board and setting of through-holes between grounding surfaces, and addition of low pass filter to the power source terminals.

A second invention is, in order to solve the problem of deterioration of bit error rate (BER) as the frequency of reception signal after frequency conversion by satellite broadcast receiving antenna often causes an error from the nominal frequency, characterized by disposing an error detection circuit, generating an output signal value corresponding to the magnitude of frequency

error, and controlling the generation frequency of the PLL synthesizer by using it so as to follow up the frequency of the reception signal, thereby establishing the synchronism of the apparatus. To realize this, it presents original methods including frequency control of reference oscillator of PLL synthesizer by its output signal value, generation of reference oscillation signal by its output signal value and regeneration clock signal as substitute for the reference oscillator, search for synchronous point by sequential scanning of output signal value if the synchronism is not established due to large error or search for synchronous point by updating the counter values of PLL synthesizer, improvement of control characteristic of reference oscillator by adding an error correction circuit and restoration of standard characteristic of reference oscillator by combination of change of the output signal value and counter values.

Anyway, aside from suppression of leak of impeding wave, improvement of bit error rate, and enhancement of station selection performance, the invention is effective having outstanding effects in simplifying the apparatus, reducing the size, and lowering the cost.

Description**BACKGROUND OF THE INVENTION**

[0001] The present invention relates to a tuning demodulator for digitally modulated RF signals for detecting RF signals digitally modulated by television signals or the like.

[0002] A conventional tuning demodulator for digitally modulated RF signals for receiving and detecting RF signal digitally modulated by television signal or the like, for example, RF signal in 1-2 GHz band is as shown in Fig. 11, in which the RF signal entered from an RF signal input terminal 301 through a receiving antenna is amplified in an RF circuit 302, and enters a mixing circuit 303, and is mixed with an output signal of a local oscillation circuit 304 of which output frequency is in a same RF band as the RF signal, for changing the output frequency while keeping a specific frequency difference from the frequency of a desired receiving channel, and the station is selected by converting the frequency of the desired receiving channel to an IF signal, for example, a signal in 400 MHz band. Moreover, this IF signal is amplified in an IF circuit 305 (IF amplification), and passed through a band pass filter (IF BPF), and then it is put into an I/Q detection circuit 306 together with an output signal of a detection oscillator 307 of which output frequency is in IF band, and undergoes orthogonal demodulation (or quadrature demodulation) to be taken out from output terminals 308a and 308b as so-called I signal and Q signal. (In this specification, I and Q signals are not color difference signals as defined in the NTSC system, but are modulation signals which modulate carriers differing in phase by 90°.) In this conventional apparatus, since the RF is once converted into an IF signal (hereinafter called down-converting method), if the oscillation signal of the local oscillation circuit 304 leaks from the RF input terminal 301, its frequency is apart from the RF signal by the portion of the IF frequency, and it has no interference on other receiving apparatus having the same receiving frequency band, but as known from Fig. 11, the mixing circuit and oscillation circuit are required by two pieces each, such as 303, 306, and 304, 307, and the tuning demodulator for digitally modulated RF signals itself is complicated, and there are problems in design and manufacture. It was accordingly proposed to simplify and downsize the apparatus by selecting the station and detecting simultaneously (hereinafter called direct detection method) by using an oscillation circuit for detection, without employing the down-converting method, of which output frequency is nearly same as the frequency of the desired receiving channel in the RF signal, but in this method, the problem was that the oscillation signal of the oscillation circuit for detection leaks from the RF input terminal to impede other receiving apparatus having the same receiving frequency band, and any prior art overcoming this problem was not known yet.

[0003] Incidentally, the output signal in the local oscillation circuit of down-converting method or oscillation circuit for detection in direct detection method in the case of receiving 12 GHz band satellite broadcast by using a consumer receiving system is generated accurately and stably by a PLL frequency synthesizer on the basis of the nominal frequency of broadcast, but in the 12 GHz band receiving antenna, since the frequency is not converted accurately and stably into 1-2 GHz band as in the PLL frequency synthesizer, the frequency of the RF input signal is slightly deviated usually from the nominal frequency to cause a frequency error. Fig. 12 shows a tuning demodulator for digitally modulated RF signals having a function of compensating for the frequency error by the direct detection method, which corresponds to the QPSK modulated RF signals. In this conventional apparatus, the output frequency (that is, the frequency of output signal) of an oscillation circuit for detection 404 is set by a PLL frequency synthesizer 404a so as to coincide with the nominal frequency of the input signal to be selected on the basis of the output frequency of a reference oscillator 408, but actually it remains fixed even if the RF signal has a frequency error, and there was a possibility of deterioration of bit error rate in a later stage. The output of the detection circuit 404 is put into A/D converters 409a and 409b through low pass filters 406a and 406b, and is converted into a digital signal by using a clock signal regenerated in a clock regenerating circuit 412. Afterwards, in a first complex multiplier 411, the frequency error is compensated by using the output signal of a frequency error detection circuit 414, and therefore deterioration of bit error rate is prevented. Further later, in order to avoid interference between signals, a clock signal and a carrier signal are regenerated in a second complex multiplier 415, together with the clock regeneration circuit 412 and carrier regeneration circuit 413, through roll-off filters 410a and 410b, while data is detected from its output signal in a data detection circuit 417, and clock signal and data signal are issued from output terminals 418a and 418b, respectively. Incidentally, all circuits enclosed by broken line 420 in Fig. 12 are integrated into an one-chip LSI. Such conventional apparatus, however, requires a circuit to compensate for frequency error, such as the complex multiplier 411, and the apparatus itself is complicated to cause problems in design and manufacture, and moreover in order to compensate for the frequency error by the complex multiplier 411 only, its operation bit number must be sufficiently large, which causes to deteriorate the bit error rate.

[0004] Thus, the conventional tuning demodulators for digitally modulated RF signals, whether in down-converting method or in direct detection method, were complicated in apparatus, increased in size, and raised in cost, and had problems in performance such as leak of interference radio wave and deterioration of bit error rate. The tuning demodulator for digitally modulated RF signals of the invention is not only simplified in appara-

tus, reduced in size, and lowered in cost, but also presents various benefits to contribute to reduction of leak of interference radio wave, improvement of bit error rate, and enhancement of station selection performance.

SUMMARY OF THE INVENTION

[0005] To solve the above problems, it is a first object of the invention to present a tuning demodulator for digitally modulated RF signals simplified in apparatus, reduced in size, and lowered in cost, by facilitating the means for suppressing leakage of oscillation signal of the oscillation circuit for detection from the RF input terminal, in the tuning demodulator for digitally modulated RF signals by direct detection method for selecting and detecting digitally modulated RF signals simultaneously, and it is a second object to present a tuning demodulator for digitally modulated RF signals simplified in apparatus, reduced in size, and lowered in cost, as well as improved in the bit error rate and enhanced in the station selecting performance, without requiring the hitherto needed complex multiplier for compensation of frequency error.

[0006] To achieve the first object, the invention is characterized by generating an unmodulated wave having a frequency nearly equal to the frequency of desired reception signal among RF signals digitally modulated to be put in an RF input signal, in an oscillation circuit for detection, selecting a station and detecting simultaneously by entering this output signal and the RF signal amplified through the input terminal and RF circuit into an I/Q detection circuit, issuing detected I and Q original signals, and suppressing leak of the oscillation signal of the oscillation circuit into the input terminal by radiation into path other than the intended signal path, that is, into the space, by disposing physical and/or electrical signal separating means between the RF circuit and the oscillation circuit (hereinafter, in the invention, "physical" refers to a visible position in a circuit in spatial, planar or linear term, as being distinguished from "electrical").

[0007] In one aspect of the invention, the I/Q detection circuit is the signal separating means, and by disposing physically the RF circuit and input terminal on one side and the oscillation circuit on other side of the I/Q detection circuit so as to separate the both circuits physically, the strength of the electric field for the oscillation signal of the oscillation circuit invading into the RF circuit by radiating into the space is reduced, so that leak of the oscillation output signal into the input terminal is suppressed. Moreover, by forming a flat section of a metallic casing for accommodating these circuits in a nearly square form, the RF circuit, I/Q detection circuit, and oscillation circuit are physically disposed closely to one side thereof in this sequence, and therefore the side of the casing acts as a grounding surface close to each circuit, the output impedance of the oscillation circuit is prevented from being higher parasitically, radiation of

the output signal of the oscillation circuit into the space is suppressed, and the leak from the input terminal through the RF circuit can be prevented. Further, since the leak of the output signal of the oscillation circuit can occur also through an direct-current power source supplied in each circuit, and by disposing at least the power source terminal of the RF circuit and the power source terminal of the oscillation circuit separately, it is possible to prevent the problem of leak of the signal of the oscillation circuit from the input terminal by invading into the RF circuit through the lead wire for supplying the direct-current power source.

[0008] In other aspect of the invention, in the casing, by disposing a metal partition board physically between the RF circuit and the oscillation circuit, the space between the two circuits can be cut off, and invasion of the oscillation signal of the oscillation circuit into the RF circuit by radiating into the space can be prevented, and the leak of the oscillation signal of the oscillation circuit from the input terminal through the RF circuit can be suppressed.

[0009] In a different aspect of the invention, a print pattern of the RF circuit is formed on one side of a multi-layer printed circuit board having a ground plane in the intermediate layer, and a print pattern of the oscillation circuit is formed on other side, and the ground plane is shared, and therefore if the oscillation signal of the oscillation circuit radiates into the space, the ground plane acts as an electric shielding board to prevent invasion into the RF circuit, so that leak into the input terminal can be suppressed.

[0010] In a further aspect of the invention, the plane region of the single-layer printed circuit board is divided into two, and the RF circuit is provided on the surface of one region, and the oscillation circuit is provided on the back side of other region, and a plurality of through-holes are provided for electrically shorting between the grounding surface of the print patterns of the RF circuit and oscillation circuit, and therefore if the grounding surfaces are electrically separated, it is possible to prevent the trouble of the output impedance of the oscillation circuit becoming parasitically high and radiating into the space, that is, the electric (high frequency) separation of the two circuits is increased, and leak of the oscillation signal of the oscillation circuit from the input terminal can be suppressed.

[0011] In a further different aspect of the invention, by disposing a low pass filter for suppressing the oscillation output signal of the oscillation circuit between the oscillation circuit and the terminal for feeding direct-current power source thereto, leak of the signal of the oscillation signal from the input terminal through the RF circuit can be suppressed.

[0012] To achieve the second object of the invention, I and Q original signals obtained by input of an RF signal having a frequency error to be entered in an RF input terminal as in the case of receiving 12 GHz band satellite broadcast into an I/Q detection circuit together with

the output signal of an oscillation circuit for detection composed of a PLL frequency synthesizer having a voltage control crystal oscillator (VCXO) as reference oscillation signal source are processed by low pass filter, A/D converter, roll-off filter and complex multiplier, a digital output signal value corresponding to the magnitude of the frequency error is generated by a frequency error detection circuit, and an output signal obtained by passing through a D/A converter is used as control voltage of the reference oscillation signal source to control the output frequency in the direction of compensating for the frequency error, so that the frequency error is compensated by establishing the synchronism of a phase lock loop in the PLL frequency synthesizer. In the invention, since the output frequency of the reference oscillator is controlled by the output signal of the frequency error detection circuit, the frequency error is compensated in the I/Q detection circuit, and therefore a favorable bit error rate is obtained and the conventional complex multiplier with a large number of operation bits to compensate for the frequency error is not needed, so that the apparatus may be simplified in structure, reduced in size, and lowered in cost. Moreover, the demodulated digital signal obtained from the data detection circuit consecutive to the complex multiplier is taken outside from two output terminals, and clock signal and carrier signal necessary for the above signal processing are extracted and regenerated from the I and Q signals obtained in the I/Q detection circuit by the clock regeneration circuit and carrier regeneration circuit together with the complex multiplier.

[0013] In one aspect of the invention, the reference oscillation signal is generated from the clock signal regenerated in the clock regeneration circuit and the output signal of the error detection circuit, and a favorable bit error rate is obtained in a simple constitution, not particularly requiring reference oscillator.

[0014] In other aspect of the invention, if the frequency error of the frequency of the input signal into the input terminal is larger than a predetermined value Δf and the synchronism of the apparatus is not established, the output signal value of the frequency error detection circuit is sequentially changed and issued until the synchronism is established at the interval Δv corresponding to the value Δf and the control voltage of the reference signal oscillator is changed sequentially, that is the operation for searching the output frequency of the oscillation circuit for detection completely is repeated until the synchronism is established, so that accurate station selection is achieved. Besides, since the relation between the output frequency of the oscillation circuit for detection and the control voltage of the reference oscillator differs depending on the frequency of the input signal, if the frequency range of the input signal differs in a wide range, by designing to change and issue the output signal value preliminarily according to the station selection frequency, the station selection is enhanced in speed. Moreover, if the frequency error of the input sig-

nal is over the output frequency variable range of the oscillation circuit for detection corresponding to the frequency variable range of the reference oscillation signal, by changing the output signal value and changing the counter values of the PLL synthesizer, the output frequency of the oscillation circuit for detection can be changed, so as to be applicable to a larger frequency error of the input signal.

[0015] In a different aspect of the invention, a frequency error correction circuit having a function of reading the frequency of the reference oscillation circuit and generating an output signal for correcting it may be also provided, and it is possible to cope with if the frequency to control voltage characteristic of the reference oscillator is out of the standard deviation, and therefore the precision of the reference oscillator is not required to be too high. Besides, the output signal value of the error detection circuit can be also corrected by using the output signal of the error correction circuit, an accurate frequency error correction is realized. Still more, by using the output signal of the error correction circuit, the output frequency of the oscillation circuit for detection can be changed by varying the counter values of the PLL frequency synthesizer, so that a large frequency error can be also corrected.

[0016] The invention processes RF input signal digitally modulated in the above constitution by physical and/or electrical signal separating means disposed between an RF circuit and an oscillation circuit for detection, in a direct detection method not depending on down-converting method, and therefore prevents impedance on the other receiving apparatus by suppressing leak of oscillation signal of the oscillation circuit from the RF input terminal. Moreover, it also comprises means for obtaining the frequency error of the RF input signal as output signal value of frequency error detection circuit, and controlling the output frequency of the oscillation circuit for detection by it to compensate for the frequency error, and therefore the conventional complex multiplier for frequency error compensation is not needed, and since this complex multiplier was a cause of deterioration of bit error rate, the bit error rate can be improved, and various station selecting performances are enhanced. In addition, anyway, the apparatus is simplified, reduced in size and lowered in cost.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017]

Fig. 1 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 1 of the invention.

Fig. 2 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 2 of the invention.

Fig. 3 is an essential sectional diagram of a tuning

demodulator for digitally modulated RF signals in embodiment 3 of the invention.

Fig. 4 is an essential sectional diagram of a tuning demodulator for digitally modulated RF signals in embodiment 4 of the invention.

Fig. 5 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 5 of the invention.

Fig. 6 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 6 of the invention.

Fig. 7 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 7 of the invention.

Fig. 8 (a) is diagram showing the relation between control voltage of a reference oscillator and output frequency in the tuning demodulator for digitally modulated RF signals in embodiments 6 and 7 of the invention.

Fig. 8 (b) is diagram showing the relation between control voltage of a reference oscillator and frequency variable range of an oscillator for detection in the tuning demodulator for digitally modulated RF signals in embodiments 6 and 7 of the invention.

Fig. 9 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 8 of the invention.

Fig. 10 (a) is diagram showing the relation between control voltage of a reference oscillator and output frequency in the tuning demodulator for digitally modulated RF signals in embodiment 8 of the invention.

Fig. 10 (b) is diagram showing the relation between control voltage of a reference oscillator and frequency variable range of an oscillator for detection in the tuning demodulator for digitally modulated RF signals in embodiment 8 of the invention.

Fig. 11 is a block diagram of a tuning demodulator for digitally modulated RF signals in a prior art

Fig. 12 is a block diagram of a tuning demodulator for digitally modulated RF signals in other prior art.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0018] Referring now to the drawings, preferred embodiments of the invention are described in detail below.

(Embodiment 1)

[0019] Fig. 1 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 1 of the invention, showing a tuner/demodulator section used in consumer-use STB (set top box) for receiving 12 GHz band satellite broadcast. In Fig. 1, from an RF input terminal 101 attached to one longitudinal side 105a of a metallic casing 105, a digitally modulated RF

signal in a frequency band of 1-2 GHz (precisely 950-2150 MHz) is entered. This signal is entered in the terminal 101 as the satellite broadcast wave in 12 GHz band is down-converted into the radio frequency (RF) by a receiving antenna, and transmitted to the indoor STB through a coaxial cable, and its signal electric power level is in a range of about -70 to -20 dBm. This signal, in an RF circuit 102 directly coupled to the terminal 101, is first amplified in an RF amplifier 102a, and is amplified up to a specific signal electric power level in a successive RF amplifier 102b with a automatic gain control (AGC) function, and is put into an I/Q detection circuit 103. Incidentally, the output signal of the amplifier 102a is partly issued also to an RF output terminal 101a so as to be connected to other STB in cascade. An oscillation circuit for detection 104 is a so-called PLL frequency synthesizer, but in Fig. 1, for the convenience of description, a pre-scaler, a phase comparator, various counters, and reference oscillator are expressed by one block as a PLL synthesizer 104a, and a total of four blocks are shown, together with other three blocks, that is, a low pass filter (also called loop filter) 104b, a VCO (voltage control oscillator) 104c, and a buffer amplifier 104d. (In this specification, this oscillation circuit for detection is divided into three or four blocks for the sake of convenience. For example, the reference oscillator is provided as an independent block, or the buffer amplifier is included in the PLL synthesizer, but since they are illustrated, confusion will not occur.) Based upon the receiving channel desired by the user among the incoming RF signals, a signal necessary for station selection is sent by the microcontroller in the STB into this apparatus, and an unmodulated RF wave coinciding with the center frequency of the receiving channel is generated in this oscillation circuit 104, and is put into the detection circuit 103. The amplifier 104d is provided so that the VCO 104c may not be unstable due to effect of the detection circuit 103 which is its load circuit, and that the own oscillation output signal may not be reflected to have adverse effects on the oscillation circuit 104 including itself. In this way, the RF input signal and RF oscillation output signal entered in the detection circuit 103 are divided into two equal portions each, and the RF oscillation output signal is shifted in phase by 90° by a phase shifter 103c according to the principle of the I/Q detection, and is put into the mixers 103a and 103b, and I and Q signals are detected. As a result, as output signals of the mixers 103a and 103b, I and Q signals are obtained as untreated baseband original signals, and in order to remove extra higher harmonic components generated at the time of detection, a cut-off frequency is issued from detection output terminals 107a and 107b through 30 MHz low pass filters 106a and 106b. In this constitution, first of all, since the mixers 103a, 103b are balanced mixers, the output signal of the oscillation circuit 104 can suppress flow-out of the RF signal of the balanced mixers 103a, 103b from the input port by about 20 dB, and the I/Q detection circuit 103 itself acts

as electric signal separating means, but if suppressed by such extent, the oscillation signal of the oscillation circuit 104 radiates into the space and invades into the RF circuit, and hence the problems of the invention cannot be solved in such manner. Therefore, across the I/Q detection circuit, by disposing the RF circuit and input terminal at one side and the oscillation circuit on the other side physically to separate the both circuits by a physical distance, the strength of the electric field in which the oscillation signal of the oscillation circuit radiates into the space to invade into the RF circuit is decreased, and leak of the oscillation output signal into the input terminal can be suppressed, so that the problems can be solved.

[0020] Moreover, by disposing the RF circuit 102, detection circuit 103 and oscillation circuit 104 closely to one side 105a of the metallic casing 105 in a nearly square plane section for accommodating the above circuits, physically in this order, the casing side 105a acts as a grounding surface close to each circuit, and the output impedance of the oscillation circuit 104 is prevented from being higher parasitically, and radiation of oscillation signal of the oscillation circuit 104 into the space is also suppressed, and thereby leak from the input terminal 101 through the RF circuit 102 can be suppressed.

[0021] Power source terminals to individual circuits are provided individually as terminals 112, 113, 114 for supplying direct-current power source to the circuits 102, 103, 104, which is effective to prevent the trouble of the oscillation signal of the oscillation circuit 104 leaking into the input terminal 101 through the RF circuit 102 through the power source leads connecting the circuits if they are common. These power source terminals are, in order to prevent invasion of the oscillation signal, provided at the side 105b opposite to the side 105a of the oscillation circuit 104 in order to extend the physical distance from the oscillation circuit 104.

(Embodiment 2)

[0022] Fig. 2 is a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 2 of the invention. In Fig. 2, a metallic partition board 120 is positioned between the RF circuit 102 and oscillation circuit for detection 104 on the printed circuit board for composing the apparatus, and is physically disposed in the grounding portion of the print patterns of the both circuits, and therefore it acts as the grounding surface of the two circuits and also offers an electric shielding effect. Therefore, by this partition board 120, the portion of the oscillation signal of the oscillation circuit 104 radiating into the space is cut off by this partition board 120, and does not leak to the RF circuit 102 side, so that leak into the input terminal 101 directly coupled to the RF circuit 102 can be also suppressed. Moreover, since the two circuits are electrically shielded, the physical distance of the two circuits can be shortened, and the

apparatus can be reduced in size, and the degree of freedom in design is increased.

(Embodiment 3)

[0023] Fig. 3 is an essential sectional diagram of a tuning demodulator for digitally modulated signals in embodiment 3 of the invention. In Fig. 3, a printed circuit board 130 is a multilayer printed circuit board having a ground plane 131 in the intermediate layer, and at one side 130a thereof, print pattern and circuit parts of the RF circuit 102 are formed and mounted, and at other side 130b, print pattern and circuit parts of the oscillation circuit for detection 104 are formed and mounted. By thus sharing the ground plane 131, the degree of electrical (high frequency) separation between the two circuits can be extended, and if the oscillation signal of the oscillation circuit 104 radiates into the space, the ground plane 131 acts as an electric shielding board to prevent invasion into the RF circuit 102, thereby pressing leak into the input terminal 101. Moreover, since the multilayer printed circuit board is used as the printed circuit board, the size of the apparatus can be reduced, and the degree of freedom of design is increased.

(Embodiment 4)

[0024] Fig. 4 is an essential sectional diagram of a tuning demodulator for digitally modulated signals in embodiment 4 of the invention. A plane region of a single-layer printed circuit board 140 is divided into two sections, and the RF circuit 102 is provided on the surface 140a of one region, and the oscillation circuit for detection 104 is provided on the back side 140b of the other region, and further a plurality of through-holes 141 for electrically shorting between the grounding surfaces of the print patterns of the RF circuit 102 and oscillation circuit for detection 103 are provided, and therefore if the grounding surfaces are electrically separated, it is effective to prevent the trouble of the output impedance of the oscillation circuit 104 becoming parasitically high to radiate into the space, that is, the degree of electrical (high frequency) separation of the two circuits can be increased, and leak of the oscillation signal of the oscillation circuit 104 from the input terminal 101 through the RF circuit 102 can be suppressed.

(Embodiment 5)

[0025] Fig. 5 is a block diagram of a tuning demodulator for digitally modulated signals in embodiment 5 of the invention. In Fig. 5, a low pass filter 150 for cutting off the output signal of the oscillation circuit 104 is connected between the oscillation circuit 104 and direct-current power source supply terminal 104, and therefore invasion of the output signal of the oscillation circuit 104 into the RF circuit 102 through the direct-current power source can be prevented, and finally leak into the

input terminal 101 through the RF circuit 102 can be suppressed.

(Embodiment 6)

[0026] Fig. 6 is a block diagram of a tuning demodulator for digitally modulated signals in embodiment 6 of the invention, which is used in the STB for 12 GHz band satellite broadcast reception. The process of signal processing from input of RF input signal into RF input terminal 201 until its output as baseband signal through low pass filters 206a and 206b after I/Q detection is same as in embodiment 1 and is hence omitted. In Fig. 6, however, the signal separating means, buffer amplifier and power source terminals are omitted, and a reference oscillator 208 is separate from a PLL synthesizer 204a. The reference oscillator 208 is usually a voltage control crystal oscillator (VCXO), and an oscillation circuit 204, as mentioned later, produces original signals of output signals of the oscillation circuit for detection generated by PLL synthesizer 204a, low pass filter 204b, and VCO (voltage control oscillator) 204c. The baseband original signal is put into A/D converters 209a and 209b together with a clock signal regenerated in a clock regeneration circuit 212, and converted into a digital signal, and the band is limited in roll-off filters 210a and 210b for suppressing deterioration of bit error rate by suppressing interference between signals due to noise or the like. Since the output signals of these filters 210a and 210b contain, aside from the desired digital signal, a differential frequency component between the RF input signal and the output signal of the oscillation circuit 204, and therefore by putting them into a complex multiplier 211, and a phase lock loop is formed by this multiplier 211 and a carrier regeneration circuit 213, and a stable carrier signal (carrier of RF input signal) is extracted and regenerated. The clock signal is also extracted and regenerated in a clock signal regenerating circuit 212 by using the output signal of this multiplier 211. The output signal of the multiplier 211 is put into a data detection circuit 217, and is issued as a desired digital signal from digital output terminals 218a and 218b as clock signal and coded data row, respectively. On the other hand, an error detection circuit 214 generates and produces a digital output signal value corresponding to the frequency error from the output signal of the multiplier 211, and this output signal value is converted into an analog signal by a D/A converter 215, and is fed back as control voltage of the reference oscillator 208, and the output frequency of the reference oscillator 208 is changed in a direction of decreasing the frequency error, and finally the synchronism is established, and the frequency error is compensated. Hereinafter, a numerical specific example is described. Supposing the output frequency of the reference oscillator 208 to be F_{REF} the dividing ratios of program counter, swallow counter and reference counter of the PLL synthesizer 204a to be respectively N, A, R (all

positive integers, $N > A$), and the dividing ratio of the pre-scaler to be 64, the output frequency F_{LO} of the oscillation circuit for detection 204 is expressed in the following formula (1).

$$F_{LO} = (N \times 64 + A) \times F_{REF} / R \quad (1)$$

[0027] Suppose F_{REF} to be 4.0 MHz and the frequency of input frequency to be 950 MHz, coinciding with the nominal frequency, that is, in the absence of frequency error, by setting the counter values combination (N, A, R) as (59, 24, 16), F_{LO} is 950 MHz, and hence this tuning demodulator is synchronized. When the frequency of the RF input signal is raised by +1 MHz to be 951 MHz, the error detection circuit 214 detects the increment of frequency, and controls the frequency of the reference oscillator 208 as expressed in formula (2) through the D/A converter 215, and therefore F_{LO} becomes 951 MHz, and this tuning demodulator is synchronized while the values of N, A, R are fixed at the previous values.

$$F_{REF} = 4.0042105 \text{ MHz} \quad (2)$$

[0028] That is, the frequency error is compensated, and the hitherto required complex multiplier 411 for frequency error compensation in Fig. 12 is not necessary. As a result, the tuning demodulator for digitally modulated signals having an excellent bit error rate characteristic without using the conventional complex multiplier 411 is realized, and since this complex multiplier is not necessary, it is further simplified in structure, reduced in size, and lowered in cost.

(Embodiment 7)

[0029] Fig. 7 is a block diagram of a tuning demodulator for digitally modulated signals in embodiment 7 of the invention, and what differs from embodiment 6 is that a pulse counter 216 is provided instead of the reference oscillator 208 and D/A converter 215. The counter 216 generates an original signal of reference oscillation signal on the basis of clock signal as its output signal, and shifts the original signal by a necessary frequency by the output signal of an error detection circuit 214, and it has the substitute functions of both reference oscillator 208 and D/A converter 215 in embodiment 6. When the frequency of the output signal of the counter 216 as the reference oscillation signal is 4.0 MHz, and the center frequency of RF input signal is 950 MHz, the counter values N, A, R of the PLL synthesizer 204a are same values as in embodiment 6, and when the RF input signal increases by + 1 MHz to be 951 MHz, the error detection circuit 214 detects the increment of the frequency, and controls to raise the generated frequency of the counter 216 by the corresponding portion, so that the frequency becomes as expressed in formula (2), so that the synchronism of the tuning demodulator

is established. Therefore, in this embodiment, too, while the values of N, A, R are fixed, by controlling only the portion of the generated frequency of the counter 216, the frequency error of the RF input signal can be compensated, and the tuning demodulator for digitally modulated signals having an excellent bit error rate characteristic without using the hitherto required complex multiplier 411 for frequency error compensation is realized, and since this complex multiplier, reference oscillator 208 and D/A converter 215 are not necessary, it is further simplified in structure, reduced in size, and lowered in cost.

[0030] Fig. 8 (a) and (b) are diagrams showing the relation between the output frequency of the reference oscillator and output frequency of oscillation circuit for detection 204, with respect to the control voltage of the reference oscillator 208 in embodiment 6, and in the apparatus in embodiment 6 and embodiment 7, this is to explain how the synchronizing action is done if the frequency of RF input signal is largely deviated, that is, in which process the output signal value of the frequency error detection circuit 214 or the counter values of the PLL synthesizer 204a is changed, by referring to specific numerical values. In embodiment 7, however, since the reference oscillator 208 in embodiment 6 is not used, in the following explanation, the control voltage of the axis of abscissas may be read as the output signal of the error detection circuit 214 (to be precise, the output signal of the D/A converter), so that the explanation about embodiment 6 is applied also to embodiment 7. In Fig. 8 (a), line 250 indicates an example of relation between control voltage of the reference oscillator 208 and output frequency in Fig. 6, and broken line 270 and solid line 260 in Fig. 8 (b) indicate the relation of the control voltage and variable range of output frequency of the oscillation circuit 204, respectively, at input signal frequency of 950 MHz and 2150 MHz. In Fig. 8 (a), when the control voltage of the reference oscillator 208 is 6 ± 3 V DC, its output frequency is $4.0 \text{ MHz} \pm 16 \text{ kHz}$, and in order that the center frequency 4.0 MHz may correspond to the output frequency 950 MHz of the oscillation circuit 204, the counter values combination (N, A, R) of the PLL synthesizer 204a may be set at (59, 24, 16). In this case, according to formula (1), the variable range of the output frequency of the oscillation circuit 204 is $950 \pm 3.8 \text{ MHz}$, as indicated by broken line 270 in Fig. 8 (b). Similarly, in the case of 2150 MHz, by setting the counter values combination (N, A, R) as (134, 24, 16), the variable range is $2150 \pm 8.6 \text{ MHz}$, as indicated by solid line 260 in Fig. 8 (b). When receiving a satellite broadcast in 12 GHz band, the frequency of the RF signal entered in the STB may be largely deviated from the nominal frequency, for example, by 5 MHz, but an ordinary consumer appliance is demanded to receive even in such a case. However, the frequency range Δf capable of detecting the frequency error by the error detection circuit 214 varies with the digital modulation system, and in the case of QPSK or 8PSK, for example,

supposing the symbol rate of reception signal to be f_s (Mbps), the range is known as follows.

$$\Delta f = \pm f_s/8 \text{ (MHz) for QPSK} \quad (3)$$

$$\Delta f = \pm f_s/16 \text{ (MHz) for 8PSK} \quad (4)$$

[0031] For example, when the modulation system is QPSK, and the nominal frequency of the selected RF reception signal F_{RF} is 2150 MHz, with an unknown frequency error, the STB first sets the control voltage at 6 V DC, and sets the output frequency F_{LO} of the oscillation circuit 204 at 2150 MHz. That is, in Fig. 8 (b), the synchronizing action is started from the central point 260a on the solid line 260. If the reception frequency is not within $\pm \Delta f$ from point 260a and the synchronism is not established, the STB consequently changes the output signal value of the error detection circuit 214 and issues, and transmits it to the reference oscillator 208 through the D/A converter, and operates to synchronize again by changing the control voltage to the control voltage $(6 + \Delta v)$ VDC corresponding to point 260b shifting F_{LO} by $+\Delta f$ from 6 VDC corresponding to point 260a. Yet, if the reception frequency is not within $\pm \Delta f$ from point 260b and the synchronism is not established, the output signal value is changed and issued, and this time the control voltage is set to a control voltage $(6 - \Delta v)$ VDC corresponding to point 260c shifting F_{LO} by $-\Delta f$ in the reverse direction of the case above from point 260a, and the synchronizing action is repeated. Even after that, if the RF reception frequency is not within $\pm \Delta f$ from point 260c and the synchronism is not established, similar operation is repeated until the synchronism is established in the sequence of point 260d and point 260e. If the synchronism is not established yet at point 260e, it means RF reception frequency does not exist between the upper limit and lower limit on solid line 260 in Fig. 8 (b), and this time the counter values of the PLL synthesizer 204a is changed, and it is set again so that the output frequency F_{LO} of the oscillation circuit 204 may be at point 260f shifted by $+8.6$ MHz from point 260a, that is, $2150 + 8.6$ MHz, and the output signal value of the error detection circuit 214 is set again and issued, that is, the control voltage is set again to the initial value, and the synchronizing operation is effected. If the synchronism is not established yet, the output frequency F_{LO} of the oscillation circuit 204 is set to point 260g shifted by -8.6 MHz from point 260a, where similar operation is repeated. In this procedure, the synchronous point is finally reached, and the frequency exceeding the upper limit or lower limit of solid line 260 in Fig. 8 (b) can be also synchronized. In the case the nominal frequency of the reception signal F_{RF} is 950 MHz, similarly, starting from point 260a, the synchronizing operation is done in the sequence of point 270b, point 270c, point 270d, and point 270e, and when the synchronism is not established at point 270e, the subsequent operation is the same. Thus, by changing sequentially and issuing the

output signal value of the error detection circuit 214 so as to scan the control voltage of the reference oscillator completely at interval of Δv , the synchronous point is achieved securely and the station can be selected accurately. The scanning interval Δv of the control voltage depends, as known from solid line 260 and broken line 270 in Fig. 8 (b), on the output frequency F_{LO} of the oscillation circuit 204, that is, the reception frequency F_{RF} (Δv shown in Fig. 8 (b) is when F_{RF} is 2150 MHz, and it is larger in the case of 950 MHz, and finally Δv is a function of F_{RF} or F_{LO}), and therefore by varying the Δv at every reception frequency, when the output signal value is changed and issued, the synchronous point is reached in a shorter time, and the counter values of the PLL synthesizer 204a is changed, as well as the output signal value of the error detection circuit 214, so that it is possible to cope with a larger frequency error.

(Embodiment 8)

[0032] Fig. 9 and Fig. 10 are a block diagram of a tuning demodulator for digitally modulated RF signals in embodiment 8 of the invention, and its explanatory diagrams respectively, and what differs from embodiment 6 is that a frequency error correction circuit 230 is added. This error correction circuit 230 receives part of an output signal from the reference oscillator 208, and changes the output signal value of the error detection circuit 214 or the counter values of PLL synthesizer 204a on the basis of its output frequency. Broken line 280 in Fig. 10 (a) shows the standard characteristic of output frequency of the reference oscillator 208 versus its control voltage, and actually, as shown by solid line 281, the characteristic is often shifted from the standard characteristic due to fluctuations of constituent parts or the like. In Fig. 10 (a), the error correction circuit 230 has a function of temporarily changing the output signal value of the error detection circuit 214, issuing, detecting by itself a frequency difference of 5 kHz from the standard characteristic 280 on the basis of the output voltage of the D/A converter 215, that is, the control voltage of the reference oscillator 208 at 6 VDC, and issuing, by offset, the output signal value of the error detection circuit 214 so as to lower the control voltage by the voltage difference portion ΔVx indicated 282 in the diagram, and this circuit effectively realizes the standard characteristic of the broken line 280 equivalently.

[0033] Fig. 10 (b) shows the relation between the output frequency F_{LO} of the oscillation circuit 204 and the control voltage, in which broken line 290 and solid line 291 correspond to the characteristics of the reference oscillator 208 which are indicated by broken line 280 and solid line 281 in Fig. 10 (a), respectively.

[0034] The characteristic of the oscillation circuit 204 (which corresponds to a case in which the characteristic of the reference oscillator 208 is offset lower by the portion of ΔVx and is indicated by solid line 291) may be

obtained from the standard characteristic (indicated by broken line 280) of the reference oscillator 208 as the nearly equivalent characteristic indicated by broken line 292 by changing the combination (N,A,R) of the counter values of the PLL synthesizer 204a from (134,24,16) to (134,35,16) by using the error correction circuit 230, instead of controlling by the error detection circuit 214 so as to offset the output voltage of the D/A converter 215, that is, the control voltage of the reference oscillator 208 as mentioned above, and this means that the standard characteristics of the oscillation circuit 204(indicated by broken line 290) can also be obtained substantially as the nearly equivalent characteristic indicated by solid line 290a by changing the combination (N,A,R) of the counter values of the PLL synthesizer 204a by using the error correction circuit 230. Thus, by using the error correction circuit 230, the frequency of the reference oscillation signal can be corrected by using its output signal, and therefore the frequency precision of the reference oscillator is not required to be stricter than in the prior art, and an accurate correction of frequency error is realized.

[0035] Thus, in the tuning demodulator for digitally modulated RF signals of the invention, as described specifically from Fig. 1 to Fig. 10 relating to preferred embodiments, in the direct detection method in which the digitally modulated RF input signals are not once converted into IF signals, technical problems of suppression of leak of oscillation signal for detection to outside and compensation for frequency error of RF input signal are solved by the above signal separating means and the above frequency control means of reference oscillation signal, and it contributes to reduction of leak of interference wave, improvement of bit error rate, and enhancement of station selection performance, so that the apparatus may be simplified in structure, reduced in size, and lowered in cost.

Claims

1. A tuning demodulator for digitally modulated RF signals comprising:
 - an RF input terminal for receiving a digitally modulated RF signal,
 - an RF circuit for receiving said RF signal through this input terminal,
 - an I/Q detection circuit for receiving the output signal of this RF circuit,
 - an oscillation circuit for detection for generating an unmodulated RF wave and putting into said I/Q detection circuit, and
 - a plurality of I/Q output terminals for issuing a detection output signal of said I/Q detection circuit,
 wherein signal separating means for suppressing leak of said unmodulated RF wave from said RF input terminal to outside is provided

between said RF circuit and said oscillation circuit for detection.

2. A tuning demodulator for digitally modulated RF signals of claim 1, wherein said signal separating means is said I/Q detection circuit, and cross said I/Q detection circuit, by disposing said RF circuit at one side and said oscillation circuit for detection at other side by separating physically, invasion of the oscillation signal of said oscillation circuit for detection radiating into the space into said RF circuit is prevented.
3. A tuning demodulator for digitally modulated RF signals of claim 2, wherein said RF circuit, said I/Q detection circuit, and said oscillation circuit for detection are disposed closely to one side of a metallic casing with a nearly square plane section, by separating physically in this sequence.
4. A tuning demodulator for digitally modulated RF signals of claim 3, wherein at least a power source supply terminal of said RF circuit and a power source supply terminal of said oscillation circuit for detection are provided separately at other side of said casing.
5. A tuning demodulator for digitally modulated RF signals of claim 1, wherein said signal separating means is a metallic partition board, and said metallic partition board is disposed between said RF circuit and said oscillation circuit for detection by separating physically, so that invasion of the oscillation signal of said oscillation circuit for detection radiating into the space into said RF circuit is prevented.
6. A tuning demodulator for digitally modulated RF signals of claim 1, wherein, as said signal separating means, said RF circuit is formed at one side of a multilayer printed circuit board having a ground plane in the intermediate layer and said oscillation circuit for detection is formed on other side.
7. A tuning demodulator for digitally modulated RF signals of claim 1, wherein, as said signal separating means, a plane region of a single-layer printed circuit board is divided into two sections, a print pattern of said RF circuit is formed on the surface of one region, and a print pattern of said oscillation circuit for detection is formed on back side of other region, and a plurality of through-holes are provided for electrically shorting between grounding surface of print patterns of said RF circuit and said oscillation circuit for detection.
8. A tuning demodulator for digitally modulated RF signals of claim 1, wherein, as said signal separat-

ing means, a low pass filter is connected electrically between said oscillation circuit for detection and its power source supply terminal.

- 5 9. A tuning demodulator for digitally modulated RF signals comprising:
 - 10 an RF input terminal for receiving a digitally modulated RF signal,
 - 15 an I/Q detection circuit for receiving said RF signal through this input terminal,
 - 20 an oscillation circuit for detection for generating an unmodulated RF wave and feeding into said I/Q detection circuit,
 - 25 a reference oscillation signal source for generating a reference oscillation signal for determining the frequency of output signal of said oscillation circuit for detection,
 - 30 signal separating means provided between said RF input terminal and said oscillation circuit for detection,
 - 35 an A/D converter for receiving an output signal of said I/Q detection circuit,
 - 40 a complex multiplier for receiving an output signal of this A/D converter,
 - 45 a data detection circuit for receiving an output signal of this complex multiplier,
 - 50 a plurality of data output terminals for issuing an output signal of this data detection circuit,
 - 55 a frequency error detection circuit for detecting a frequency error between said RF signal and the output signal of the oscillation circuit for detection, by using the output signal of said complex multiplier, and
 - 60 a PLL frequency synthesizer containing a phase lock loop for comparing the phase of both output signals of said oscillation circuit for detection and reference oscillation signal source, and controlling the frequency of the output signal of the oscillation circuit for detection in a direction of compensating for said frequency error,
 - 65 wherein the frequency of said reference oscillation signal is controlled by the output signal value of the frequency error detection circuit.
10. A tuning demodulator for digitally modulated RF signals of claim 9, wherein said reference oscillation signal source is a pulse counter for generating said reference oscillation signal from the clock signal regenerated from the output signal of said complex multiplier and the output signal of said frequency error detection circuit.
11. A tuning demodulator for digitally modulated RF signals of claim 9, wherein if said frequency error exceeds the detectable range of said frequency error detection circuit determined by the method of

said digital modulation and the synchronism of said phase lock loop is not established, the output signal value of said frequency error detection circuit is changed sequentially and issued, and the frequency of the output signal of said oscillation circuit for detection is changed and the synchronism of said phase lock loop is established. 5

12. A tuning demodulator for digitally modulated RF signals of claim 11, wherein the output signal value of said frequency error detection circuit is changed and issued at every frequency of said RF signal selected by said I/Q detection circuit and said oscillation circuit for detection. 10
13. A tuning demodulator for digitally modulated RF signals of claim 11, wherein the counter values of said PLL frequency synthesizer is changed if the frequency error exceeds the frequency variable range of the output signal of said oscillation circuit for detection corresponding to the frequency variable range of said reference oscillation signal. 15
14. A tuning demodulator for digitally modulated RF signals of claim 9, wherein said frequency error correction circuit has a function of reading the frequency of said reference oscillation signal and correcting the frequency of said reference oscillation signal. 20
15. A tuning demodulator for digitally modulated RF signals of claim 14, wherein the output signal value of said frequency error detection circuit is changed by using the output signal of said frequency error correction circuit. 25
16. A tuning demodulator for digitally modulated RF signals of claim 14, wherein the counter values of said PLL frequency synthesizer is changed by using the output signal of said frequency error correction circuit. 30

35

40

45

50

55

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8 (a)




Fig. 8 (b)




Fig. 9




Fig. 10 (a)




Fig. 10 (b)




Fig. 11





Fig. 12





(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 932 252 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
08.12.1999 Bulletin 1999/49(51) Int. Cl.⁶: H03D 7/16, H04L 27/38,
H05K 9/00(43) Date of publication A2:
28.07.1999 Bulletin 1999/30

(21) Application number: 99300451.4

(22) Date of filing: 21.01.1999

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE**
 Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 23.01.1998 JP 1109498

(71) Applicant:
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
 Kadoma-shi, Osaka 571 (JP)

(72) Inventors:
 - Sumi, Shigeharu
 Yamagata-gun, Gifu, 501-2113 (JP)
 - Adachi, Kenji
 Nagoya-shi, Aichi, 464-0850 (JP)

(74) Representative:
 Crawford, Andrew Birkby et al
 A.A. Thornton & Co.
 235 High Holborn
 London WC1V 7LE (GB)

(54) Tuning demodulator for digitally modulated RF signals

(57) In a tuning demodulator for digitally modulated RF signals for passing a radio frequency (RF) signal modulated by a digital signal through an input terminal and an RF circuit, and selecting a station and detecting simultaneously by an I/Q detection circuit and an oscillation circuit for detection composed of PLL synthesizer for generating an unmodulated RF wave having a frequency nearly equal to a nominal frequency of a desired receiving wave, a first invention is characterized by disposing signal separating means between the oscillation circuit for detection and the RF circuit for solving the problem of leak of this oscillation RF wave from input terminal to impede other device. To realize this, it presents original methods including reinforcement of signal separating action of the I/Q detection circuit itself by extending the physical distance between the oscillation circuit for detection and RF circuit, physical arrangement sequence of circuits for composing this apparatus, separation of power source terminals for these two circuits, physical configuration of metallic partition board, separate layer disposition on a multilayer printed circuit board, face and back disposition on single-layer printed circuit board and setting of through-holes between grounding surfaces, and addition of low pass filter to the power source terminals.

A second invention is, in order to solve the problem of deterioration of bit error rate (BER) as the frequency of reception signal after frequency conversion by satellite broadcast receiving antenna often causes an error from the nominal frequency, characterized by disposing

an error detection circuit, generating an output signal value corresponding to the magnitude of frequency error, and controlling the generation frequency of the PLL synthesizer by using it so as to follow up the frequency of the reception signal, thereby establishing the synchronism of the apparatus. To realize this, it presents original methods including frequency control of reference oscillator of PLL synthesizer by its output signal value, generation of reference oscillation signal by its output signal value and regeneration clock signal as substitute for the reference oscillator, search for synchronous point by sequential scanning of output signal value if the synchronism is not established due to large error or search for synchronous point by updating the counter values of PLL synthesizer, improvement of control characteristic of reference oscillator by adding an error correction circuit and restoration of standard characteristic of reference oscillator by combination of change of the output signal value and counter values.

Anyway, aside from suppression of leak of impeding wave, improvement of bit error rate, and enhancement of station selection performance, the invention is effective having outstanding effects in simplifying the apparatus, reducing the size, and lowering the cost.



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 99 30 0451

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.6)		
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim			
X	GB 2 192 104 A (PHILIPS ELECTRONIC ASSOCIATED) 31 December 1987 (1987-12-31) * page 3, line 115 - page 4, line 28; figure 3 *	1	H03D7/16 H04L27/38 H05K9/00		
Y	US 5 428 837 A (BAYRUNS ROBERT J ET AL) 27 June 1995 (1995-06-27) * column 1, line 7 - column 8, line 3; figures 3,4 *	8			
A	DE 37 26 181 A (AUTOPHON AG) 10 March 1988 (1988-03-10) * column 1, line 67 - column 3, line 8; figure 1 *	4			
X	DE 37 26 181 A (AUTOPHON AG) 10 March 1988 (1988-03-10) * column 1, line 67 - column 3, line 8; figure 1 *	1			
A	US 5 668 701 A (FUKAI SEIICHIROU) 16 September 1997 (1997-09-16) * column 5, line 40 - line 51; figure 1 *	2,3,5			
A	KALTENECKER R S ET AL: "INTERNAL ISOLATION RINGS IMPROVE VCO PERFORMANCE" MOTOROLA TECHNICAL DEVELOPMENTS, vol. 16, no. 8, 1 August 1992 (1992-08-01), pages 70-71, XP000310358 * the whole document *	6,7			
P,A	US 5 809 088 A (HAN DONG-SEOG) 15 September 1998 (1998-09-15) * column 5, line 17 - column 9, line 50; figures 3-9 *	9			
A	& JP 09 121315 A				
A	US 5 533 070 A (KRISHNAMURTHY GOPALAN ET AL) 2 July 1996 (1996-07-02) * column 2, line 17 - column 4, line 43; figures 3,4 *	9			
The present search report has been drawn up for all claims					
Place of search	Date of completion of the search	Examiner			
THE HAGUE	12 October 1999	Dhondt, I			
CATEGORY OF CITED DOCUMENTS					
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document					
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document					



CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):

No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.

As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.

Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:

None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent
Office

LACK OF UNITY OF INVENTION
SHEET 8

Application Number
EP 99 30 0451

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-8

Tuning demodulator with physical separating means for
suppressing leak

2. Claims: 9-16

Tuning demodulator with frequency error detection circuit

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 0451

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-10-1999

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
GB 2192104	A	31-12-1987	NONE		
US 5428837	A	27-06-1995	WO	9416502 A	21-07-1994
DE 3726181	A	10-03-1988	CH	671856 A	29-09-1989
US 5668701	A	16-09-1997	JP	8046383 A	16-02-1996
			DE	19527027 A	01-02-1996
US 5809088	A	15-09-1998	CN	1146120 A	26-03-1997
			JP	9121315 A	06-05-1997
US 5533070	A	02-07-1996	US	5406587 A	11-04-1995
			CA	2131998 A	18-08-1994
			CN	1102043 A	26-04-1995
			EP	0642721 A	15-03-1995
			JP	7509828 T	26-10-1995
			WO	9418772 A	18-08-1994
			US	5508748 A	16-04-1996
			US	5533071 A	02-07-1996

EPO FORM P0559

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82